

Compal Confidential

ZIWB2/ZIWB3/ZIWE1 DIS M/B Schematics Document

Intel Boardwell U Processor with DDR3L
AMD Topaz XT / Jet LE


2014-02-10

LA-B091P

REV : 1.0

www.vitafix.vn

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2011/06/24		2012/07/12		Cover Page	
THIS SECRET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS DRAWING IS NOT TO BE TRANSMITTED, REPRODUCED, COPIED, OR IN ANY MANNER DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF THE COMPETENT DIVISION OF R&D DEPARTMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
				LA-B091P	1.0
		Date:		Wednesday, February 12, 2014	Sheet 1 of 55



Voltage Rails

power plane	State	+B	+5VALW	+1.5V	+5VS +3VS +1.5VS +V1_05S_VCCP +VCC_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.05VS
S0		O	O	O	O
S3		O	O	O	X
S5 S4/AC		O	O	X	X
S5 S4/ Battery only		O	X	X	X
S5 S4/AC & Battery don't exist		X	X	X	X

USB Port Table

USB 2.0 Port	3 External USB Port
EHCI1	0 USB Port (Left Side) USB3.0
	1 USB Port (Left Side) USB3.0
	2 Touch Screen
	3 Camera
	4
	5
EHCI2	6
	7
	8
	9 USB Port (Right Side USB-BD)
	10 Mini Card(WLAN)
	11 Card Reader
	12
	13

BOM Structure Table

Item	BOM Structure
ZIWB2 (14")	B14@
ZIWB3 (15")	B15@
ZIWE1 (14")	E14@
CPU_SA00006SM20	15_4200U@
CPU_SA00007AM00	QFSY@
CPU_SA00006SU30	i3_4100U@
CPU_SA000072Q10	i3_4005U@
CPU_SA00006SX20	i3_4010U@
LAN 10/100 Transformer	100@
LAN GIGA Transformer	GIGA@
LAN Switch mode	SWITCH@
LAN RTL8106E-CG	8106ELDO@
LAN RTL8111GS-CG	8111GLDO@
LAN RTL8106EUS-CG	8106ESW@
LAN RTL8111GUS-CG	8111GSW@
Audio 233	233@
Audio 233VB	233VB@
For B15	Docking@
For B14, E14	NoDocking@
For Deep Sleep	DS3@
For No Deep Sleep	NoDS3@
WLAN Support ISCT	ISCT@
WLAN No Support ISCT	NoISCT@
For Intel ZERO ODD	ZODD@
For No Intel ZERO ODD	NoZODD@
For Green CLK	GCLK@
For No Green CLK	NoGCLK@
For No Green CLK	NoGCLKDIS@
Green CLK IC For DIS	GCLKDIS@
Green CLK IC For UMA	GCLKUMA@
GPU support Dual Rank	DR@
GPU Jet LE	JET@
GPU Topaz XT	TOPAZ@
For DIS	PX@
For UMA	UMA@
Camera	COMS@
APS (G-sensor)	GS@
Touch Screen	TS@
HDMI	HDMI@
USB 2.0	USB2@
USB 3.0	USB3@
Full HD Panel (2 Lane)	FHD@
ENE EC 9012	9012@
HDMI Royalty	45@
Connector	ME@
VRAM indentify	X76@
Un-pop component for EMI	@EMI@
Un-pop component for ESD	@ESD@
DA600140000	PCB_14_DIS@
DA600141000	PCB_14_UMA@
DA600140100	PCB_15_DIS@
DA600141100	PCB_15_UMA@

Only in DIS Schematic

Only in DIS Schematic

No USE

EC SM Bus1 address

Device	Address
Smart Battery	0001 011x

EC SM Bus2 address

Device	Address
Thermal Sensor	0100 1100

PCH SM Bus address

Device	Address
DDR_IDIMM1	1010 000x A0h
DDR_IDIMM2	1010 010x A4h

AMD-GPU SM Bus address

Device	Address
Internal thermal sensor	0100 0001 41h

SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	+3VALW	X	X	X	X	X
SMB_EC_DA1	+3VALW	X	X	X	X	X	X	X
SMB_EC_CK2	KB9012	X	X	X	X	X	X	X
SMB_EC_DA2	+3VS	+3VGS	X	X	X	X	X	X
PCH_SMBCLK	PCH	X	X	X	+3VS	+3VS	X	X
PCH_SMBDATA	+3VALW	X	X	X	X	X	X	X
PCH_SMLCLK	PCH	X	X	X	X	X	X	X
PCH_SMLDATA	+3VALW	X	X	X	X	X	X	X
SMLCLK	PCH	X	X	X	X	X	X	X
SMLDATA	+3VALW	+3VGS	X	+3VS	X	X	+3VS	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Security Classification	Compal Secret Data	2011/06/24	Deciphered Date	2012/07/12	Title	Notes List
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Document Number	LA-B091P	Rev 1.0
THIS SET OF DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REUSE OR DISCLOSURE OF THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.	THIS SET OF DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REUSE OR DISCLOSURE OF THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.	THIS SET OF DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REUSE OR DISCLOSURE OF THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.	THIS SET OF DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REUSE OR DISCLOSURE OF THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.	THIS SET OF DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REUSE OR DISCLOSURE OF THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.	THIS SET OF DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REUSE OR DISCLOSURE OF THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.	THIS SET OF DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REUSE OR DISCLOSURE OF THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.

www.vitathx.com

Topaz XT_VRAM_STRAP

		X76@				X76@			
		Vendor UV5, UV6, UV7, UV8	ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21	R_pd RV24	
2GBytes	ZZZ01 TH2G@	Hynix 4096Mbits SA00006800 256Mx16 H5TC4G63AFR-11C	0	0	0	0	NC	4.75K	
1GBytes	ZZZ02 TS1G@	Samsung 2048Mbits SA000068U40 128Mx16 K4W2G1646Q-BC1A	1	0	0	1	8.45K	2K	
1GBytes	ZZZ03 TM1G@	Micron 2048Mbits SA000067500 128Mx16 MT41J128M16JT-093G:K	2	0	1	0	4.53K	2K	
1GBytes	ZZZ04 TH1G@	Hynix 2048Mbits SA00006H400 128Mx16 H5TC2G63FFR-11C	3	0	1	1	6.98K	4.99K	
2GBytes	ZZZ05 TM2G@	Micron 4096Mbits SA000077R00 256Mx16 MT41J256M16HA-093G:E	4	1	0	0	4.53K	4.99K	
2GBytes	ZZZ06 TS2G@	Samsung 4096Mbits SA000076P00 256Mx16 K4W4G1646D-BC1A	5	1	0	1	3.24K	5.62K	
1GBytes	ZZZ07 TM1G2@	Micron 2048Mbits SA00005XB00 128Mx16 MT41K128M16JT-107G:K	6	1	1	0	3.4K	10K	
2GBytes	ZZZ08 TM2G2@	Micron 4096Mbits SA000065D00 256Mx16 MT41K256M16HA-107G:E	7	1	1	1	4.75K	NC	

ZZZ01

ZZZ02

ZZZ03

ZZZ04

TH2G@
2G HYNIX
X76S3638L01

TS1G@
1G SAMSUNG
X76S3638L05

TM1G@
1G MICRON
X76S3638L02

TH1G@
1G HYNIX
X76S3638L01

Jet LE_VRAM_STRAP

		X76@				X76@			
		Vendor UV5, UV6, UV7, UV8	ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21	R_pd RV24	
1GBytes	ZZZ09 JH1G@	Hynix 2048Mbits SA00006H400 128Mx16 H5TC2G63FFR-11C	0	0	0	0	NC	4.75K	
1GBytes	ZZZ10 JM1G@	Micron 2048Mbits SA000067500 128Mx16 MT41J128M16JT-093G:K	1	0	0	1	8.45K	2K	
1GBytes	ZZZ11 JS1G@	Samsung 2048Mbits SA000068U40 128Mx16 K4W2G1646Q-BC1A	2	0	1	0	4.53K	2K	
2GBytes	ZZZ12 JH2G@	Hynix 4096Mbits SA00006E800 256Mx16 H5TC4G63AFR-11C	3	0	1	1	6.98K	4.99K	
2GBytes	ZZZ13 JS2G@	Samsung 4096Mbits SA000076P00 256Mx16 K4W4G1646D-BC1A	4	1	0	0	4.53K	4.99K	
2GBytes	ZZZ14 JM2G@	Micron 4096Mbits SA000077K00 256Mx16 MT41J256M16HA-093G:E	5	1	0	1	3.24K	5.62K	
2GBytes	ZZZ08 JM2G2@	Micron 4096Mbits SA000065D00 256Mx16 MT41K256M16HA-107G:E	6	1	1	0	3.4K	10K	
1GBytes	ZZZ16 JM1G2@	Micron 2048Mbits SA00005XB00 128Mx16 MT41K128M16JT-107G:K	7	1	1	1	4.75K	NC	

ZZZ09

ZZZ10

ZZZ11

ZZZ12

JH1G@
1G HYNIX
X76S3638L07

JM1G@
1G MICRON
X76S3638L08


JS1G@
1G SAMSUNG
X76S3638L09

JH2G@
2G HYNIX
X76S3638L04

Power-Up/Down Sequence

"Mars" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.
- The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.



<https://t.me/biosarchive>

<https://t.me/biosarchive>

<https://t.me/biosarchive>

<https://t.me/biosarchive>

R_pu (Ω)	R_pd (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111




Note: 0402 1% resistors are required.

DAZ
DA600140000
PCB 14I LA-B091P REV0 M/B DIS 3
PCB_14_DIS@

DAZ
DA600140100
PCB 14K LA-B091P REV0 M/B DIS 6
PCB_15_DIS@

DAZ
DA600141000
PCB 14I LA-B092P REV0 M/B UMA 3
PCB_14_UMA@

DAZ
DA600141100
PCB 14K LA-B092P REV0 M/B UMA 6
PCB_15_UMA@



UC1
SA00007G020
Intel Z55U 1.4G 2M DO 2+5GA CPU

UC1
SA00007G220
S IC CLO806470158500 OFAN DO 1.7G 8GA
3550U

UC1
SA000065L70
S IC CLO8064701477202 OEVD DO 1.6G 8GA
17_4500U@

UC1
SA000065M80
S IC CLO8064701477722 SR170 DO 1.6G C38
15_4200U@

UC1
SA00007AM00
S IC CLO8064701614813 OFSY DO 1.6G 8GA
QFSY@


UC1
SA000065J50
S IC CLO8064701476302 SR16P DO 1.6G C38
13_4100U@


UC1
SA00007Z070
S IC CLO806470147804 QEAR DO 1.7G C38
13_4005U@



SA000065X80
S IC CLO8064701478202 SR16Q DO 1.7G C38
13_4005U@




Security Classification		Compal Secret Data		Compal Electronics, Inc. HSW MCP(1/11) DDI,MSIC,XDP	
Issued Date		Deciphered Date		Title LA-B091P	
2011/06/24		2012/07/12		Size C Document Number LA-B091P	
THIS SET OF DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SET IS NOT TO BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		THIS SET OF DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SET IS NOT TO BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Raw 1.0	
				Date: Wednesday, February 12, 2014 Sheet 5 of 55	


Interleaved Memory




















CFG Straps for Processor




ed Memory




+VREF_CA





DDR3L SODIMM ODT GENERATION



Security Classification		Compal Secret Data		<div>  Compal Electronics, Inc. </div>	
Issued Date		Deciphered Date		Title	
2011/06/24		2012/07/12		DDR3L DIMMA LA-B091P	
THIS SECRET INFORMATION IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		THIS SECRET INFORMATION IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		<div> <div>Size</div> <div>Document Number</div> <div>Rev</div> </div>	
THIS SECRET INFORMATION IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		THIS SECRET INFORMATION IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		<div> <div>Date</div> <div>Wednesday, February 12, 2014</div> <div>Show</div> <div>16 of 55</div> </div>	









DIMM2 Standard Type Near User



Interleaved Memory

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	DDR3L DIMMB
THIS SET OF DRAWINGS IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-B091P	Rev 1.0
				Date:	Wednesday, February 12, 2014
				Sheet	17 of 55

www.vietnam.com



PS_0[3:1]=001
PS_0[5:4]=11

Strap Name:

PS_0[1] ROM_CONFIG[0]
PS_0[2] ROM_CONFIG[1]
PS_0[3] ROM_CONFIG[2]
PS_0[4] N/A
PS_0[5] AUD_PORT_CONN_PINSTRAP[0]

PS_1[3:1]=000
PS_1[5:4]=11

Strap Name:

PS_1[1] STRAP_BIF_GEN3_EN_A
PS_1[2] TRAP_BIF_CLK_PM_EN
PS_1[3] N/A
PS_1[4] STRAP_TX_CFG_DRV_FULL_SWING
PS_1[5] STRAP_TX_DEEMPH_EN

PS_2[3:1]=000
PS_2[5:4]=00

Strap Name:

PS_2[1] N/A
PS_2[2] N/A
PS_2[3] STRAP_BIOS_ROM_EN
PS_2[4] STRAP_BIF_VGA_DIS
PS_2[5] N/A


PS_3[3:1]=000
PS_3[5:4]=11

Strap Name:


PS_3[1] BOARD_CONFIG[0] (Memory ID)
PS_3[2] BOARD_CONFIG[1] (Memory ID)
PS_3[3] BOARD_CONFIG[2] (Memory ID)
PS_3[4] AUD_PORT_CONN_PINSTRAP[1]
PS_3[5] AUD_PORT_CONN_PINSTRAP[2]

OPTION FOR 3.3V tolerance VR,
Check with VR vendor


+1.35VS to +1.35VGS (6.234A)





+1.05VS to +0.95VGS



+3VS to +3VS_VGA (25mA)



No Use GPU Display Port output



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	SUN Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	1.0
LA-B091P		Date		Wednesday, February 12, 2014	Sheet 20 of 55


+VGA_CORE	10uF	2.2uF	1uF	0.1uF
VDDC	TBD	7	16	4
VDDCI	3.5A			3

+0.95VGS	10uF	1uF	0.1uF	
PCIE_VDDC	1A	1	5(1@)	0
BIF_VDDC	0.8A	0	1(1@)	0
SPLL_VDDC	100mA	0	1	1

+1.35VGS	10uF	1uF	0.1uF	0.01uF
VDDR1	1.5A	5(3@)	5	5
				0

+1.8VGS	10uF	1uF	0.1uF	
PCIE_PVDD	100mA	1	1	0
MPLL_PVDD	130mA	2	1	0
SPLL_PVDD	75mA	0	1	0
VDDR4	(300mA)	0	0	0
VDD_CT	13mA	0	1	0
+TSVDD	13mA	0	1	0
+DP_VDDR	1	1	0	
+DP_VDDC	0	1	1	




+3VGS	10uF	1uF	0.1uF	
VDDR3	25mA	0	1	0




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SUN Power
Document Number				LA-B091P
Date				Wednesday, February 12, 2014
Sheet				21 of 55


www.vinamatrix.vn

<23,24> M_DA[63..0] M_DA[63..0]
 <23,24> M_MA[15..0] M_MA[15..0]
 <23,24> M_DM[7..0] M_DM[7..0]
 <23,24> M_DS[7..0] M_DS[7..0]
 <23,24> M_DQS[7..0] M_DQS[7..0]



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	SUN MEM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-B091P
				Date	Wednesday, February 12, 2014
				Sheet	22 of 55















Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		SUN VRAM A Lower	
2013/01/11		2013/12/31		Document Number	
2013/01/11		2013/12/31		LA-B091P	
2013/01/11		2013/12/31		Date: Wednesday, February 12, 2014	
2013/01/11		2013/12/31		Sheet 25 of 55	
2013/01/11		2013/12/31		Rev 1.0	
2013/01/11		2013/12/31		Rev 1.0	


www.vinafix.vn






Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2011/06/24	Deciphered Date
2011/06/24	2012/07/12	
Title		HDMI CONN
Size	Document Number	LA-B091P
1	1	Rev 1.0
Date: Wednesday, February 12, 2014		Sheet 28 of 55


www.vitalix.vn



HDD




ODD



www.vitalix.vn


NGFF for WLAN / BT(Key E) Support ISCT(Intel Smart Connect Technology)




www.vinodk.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	Mini-Card/NEW Card/SIM
This is a set of engineering drawings and is the property of Compal Electronics, Inc. and contains confidential information. It is not to be distributed outside the company without the written consent of Compal Electronics, Inc.		This is a set of engineering drawings and is the property of Compal Electronics, Inc. and contains confidential information. It is not to be distributed outside the company without the written consent of Compal Electronics, Inc.		Size	Document Number
				LA-B091P	
				Date	Wednesday, February 12, 2014
				Sheet	31 of 55
				Rev	1.0




3 Channel



REMOTE1,2+/-:
Trace width/space:10/10 mil
Trace length:<8"



2 Channel



J11: TOP
J12: BOT




RP33
0_0804_8P4R_5%
E14@

RP34
0_0804_8P4R_5%
E14@





RP33
1 8
2 7
3 6
4 5
0_0804_8P4R_5%
B15@

RP34
1 8
2 7
3 6
4 5
0_0804_8P4R_5%
B15@



1	1	VCC	1	VCC
2	2	CLK	2	CLK
3	3	DAT	3	DAT
4	4	GND	4	L
5	5	L	5	R
6	6	R	6	GND

6	1	VCC	1	VCC
5	2	CLK	2	CLK
4	3	DAT	3	DAT
3	4	GND	4	L
2	5	L	5	R
1	6	R	6	GND



ESD

3V5

R263 2 R15@ 1 470 0402 5%

B14@

R263 2 R15@ 1 470 0402 5%

R264 2 R15@ 1 470 0402 5%

CAPS_LED# R 27 250K

NUM_LED# R 30 30K

C200 1 1U 0402 677K

C201 1 1U 0402 677K

C202 1 1U 0402 677K

C203 1 1U 0402 677K

KSI017

KSI0[0..7] <35>



KSI0[0..17] <35>

Component	Value	Footprint	Part Number
R263	2	R15@	1 470 0402 5%
R264	2	R15@	1 470 0402 5%
CAPS_LED#	R	27	250K
NUM_LED#	R	30	30K
C200	1	1U 0402	677K
C201	1	1U 0402	677K
C202	1	1U 0402	677K
C203	1	1U 0402	677K

ESD


ACES_88514:3 ME@ SP010011A00

Pinout diagram for the ACES 885-14-02601-071 ME@ SFO1000R500. The diagram shows a 28-pin connector with pins numbered 1 to 28. Pins 1 through 26 are labeled with their functions: KS11, KS17, KS18, KS09, KS14, KS15, KS20, KS12, KS13, KS05, KS01, KS10, RS02, KS04, KS07, KS08, KS06, KS03, KS02, RS01, KS13, RS014, KS011, KS010, KS015, and CAPS LED#. Pins 27 and 28 are labeled GND2 and GND1 respectively. A note at the bottom indicates 'ACES 885-14-02601-071 ME@ SFO1000R500'.





Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date 011/06/24		Deciphered Date 2012/07/12		Title <i>ROM/KBD/PWR/CR/LED/TP Conn.</i>	
THIS DOCUMENT CONTAINS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION THAT IS NOT TO BE RELEASED OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Size C	Document Number LA-B091P
				Date: October 14, 2014	Rev 1.0


Finger Print



USB2.0_Port




USB3.0_Port




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB3.0/Left USB Ports	
				Document Number	
Date				Wednesday, February 12, 2014	Sheet 34 of 55


To Docking BD




APS (G-Sensor)







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	Docking
THIS SET OF ENGINEERING DRAWINGS IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Size	Document Number
THIS SET OF ENGINEERING DRAWINGS IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Rev	1.0
THIS SET OF ENGINEERING DRAWINGS IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				LA-B091P	
THIS SET OF ENGINEERING DRAWINGS IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Date:	Wednesday, February 12, 2014
THIS SET OF ENGINEERING DRAWINGS IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Sheet	36 of 55













		1.0 V source	LL1	CL16, CL17	CL9, CL10	RL11	CL15
SA00005V700	RTL8111G	LDO	X	X	X	O	O
	RTL8111G	External	X	X	X	X	O
SA00006Y900	RTL8111GS/ RTL8111GUS/ RTL8106EUS	SWR	O	O	O	X	X
	RTL8106E	LDO	X	X	X	X	X

Please refer to the table above when using different 1.0V supply source.
For RTL8111GS, RTL8111GUS, RTL8106E and RTL8106EUS, External 1.0V Supply Is Not Permitted.




RJ-45 CONN.






PC BEEP




EMI

wide 40MIL





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
This is a set of engineering drawings for the HD Audio Codec ALC3225. It contains confidential information and is not to be distributed outside of the company without prior written consent of Compal Electronics, Inc.		This is a set of engineering drawings for the HD Audio Codec ALC3225. It contains confidential information and is not to be distributed outside of the company without prior written consent of Compal Electronics, Inc.		Document Number	
LA-B091P		Date		Wednesday, February 12, 2014	
Sheet		39		of	
Rev		1.0			




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	GCLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	LA-B091P
				Sheet	41 of 55
				Rev	1.0

www.vinafix.vn



Security Classification		2011/06/24		Compal Secret Data	
Issued Date		2011/06/24		Deciphered Date	
THIS SET OF INFORMATION IS NOT TO BE RELEASED TO THE PUBLIC WITHOUT THE WRITTEN PERMISSION OF THE ISSUING OFFICE.		THIS SET OF INFORMATION IS NOT TO BE RELEASED TO THE PUBLIC WITHOUT THE WRITTEN PERMISSION OF THE ISSUING OFFICE.		THIS SET OF INFORMATION IS NOT TO BE RELEASED TO THE PUBLIC WITHOUT THE WRITTEN PERMISSION OF THE ISSUING OFFICE.	





RTC Battery

ADP_ID

AC Adapter	90W	65W
R(K ohm)	open	10
ADP_ID(V)	3.3	1.65
Detection voltage	>2.64	1.32~1.98

www.vinfix.vn

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				BE BDW
				Rev 1.0
				Date: Wednesday, February 12, 2014 Sheet 43 of 55



PH201 under CPU bottom side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C

135W: 150W(Turbo_V=1.2) active 135W(Turbo_V=1.072) recovery
 90W : 100W(Turbo_V=1.2) active 90W(Turbo_V=0.903) recovery
 65W : 70W(Turbo_V=1.2) active 65W(Turbo_V=0.118) recovery
 45W : 65W(Turbo_V=1.2) active 45W(Turbo_V=0.833) recovery

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT UNDER THE STRICT CONTROL OF THE COMPETENT DIVISION OF THE COMPANY. IT IS NOT TO BE DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BE BDW	1.0
				Date: Wednesday, February 12, 2014	Sheet 44 of 55


Module model information

SY8208B_V2.mdd

EN1 and EN2 don't floating

Change 3V5V_EN to 3VALW_EN

ENLDO_3V5V




<35> 3V/5VALW_PG

Check pull up resistor of SPOK at HW side

3.3V LDO 150mA~300mA

Vout is 3.234V~3.366V

TDC=6A




<35> VCOUT0_MAIN_PWR_ON

<44> MOS_OTP


EC VDD0 is +3VL, PC13 UNPOP
EC VDD0 is +3VALW, PC13 POP

EN1 and EN2 don't floating



Vout is 4.998V~5.202V

TDC=6A



Module model information

SY8208C_V2.mdd

5V LDO 150mA~300mA

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	+3VALW/+5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED IN THE SHEET. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number	BE BDW
				Date	Wednesday, February 12, 2014
				Sheet	46 of 55
				Rev	1.0


www.winfix.vn

Module model information

RT8207M_V1.mdd For Single layer
RT8207M_V2.mdd For Dual layer

Pin19 need pull separate from +1.5VP.
If you have +1.5V and +0.75V sequence question,
you can change from +1.5VP to +1.5VS.

0.75Volt +/- 5%
TDC 0.7A
Peak Current 1A




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	RT8207M
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	BE BDW
				Date	Wednesday, February 12, 2014
				Sheet	47 of 55

www.vinodix.vi


Module model information

APL5930_V1.mdd



Module model information


SY8003_V1.mdd



Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	+1.8VGS+0.95VGS
THIS IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THE INFORMATION IT CONTAINS IS UNCLASSIFIED AND IS NOT TO BE RELEASED TO THE PUBLIC WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	BE_BDW
				Date	Wednesday, February 12, 2014
				Sheet	48 of 55
				Rev	1.0


SY8003_V1.mdd


$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

Module model information

SY8208D_V1.mdd

EN pin don't floating
If have pull down resistor at HW side, pls delete PR2



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/05/24	Deciphered Date	2012/07/12	Title	+1.05VS
THIS SET OF WORKING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	BE_BDW
				Size	1.0
				Date	Wednesday, February 12, 2014
				Sheet	50 of 55

Module model information:
ISL95813 (for 15W & 28W CPU)


Base on BDW PDDG Rev_0_73

Location	15W	Note
	TDC 14A MAX 32A OCP 39A Loadline=-2.0mV/A	
PR1120	499 Ohm	OCP
PR537	1.27kOhm	Droop
PC528	0.022uF	RC Match
PR507	90.9kOhm	PROG1
PR703	93.1kOhm	IMON
PC518	0.1uF (0402)	RC Filter

H-side MOS: MDV1525URH
Rds(on):
<10.1mohm@Vgs=10V
<14.0mohm@Vgs=4.5V
Id :24A@Vgs=10V

L-side MOS: MDU1511RH
Rds(on):
<2.4mohm@Vgs=10V
<3.3mohm@Vgs=4.5V
Id :100A@Vgs=10V


Choke: 0.12uH (Size:7*7*3)
Rdc=0.62mohm +5%
Heat Rating Current=41.5A
Saturation Current=41A



www.vinafix.vn

+CPU_CORE

24 X 22u/0603



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	PWR-PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number BE BDW
				Date: Wednesday, February 12, 2014	Sheet 53 of 55

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
THE INFORMATION IT CONTAINS IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE BY A SECURITY CLASSIFICATION LABEL.				Size Custom	Document Number BE BDW
Date: Wednesday, February 12, 2014				Sheet 54	Rev 1.0

ZIWB2/ZIWB3/ZIWE1 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE	
				EVT TO DVT
1	P. 36	Modify DP_SEL schematic	Because the first design is wrong.	
2	P. 34	Delete D28	It already reserve in sub BD	
3	P. 36	Modify HPD schematic	Because the first design is wrong.	
4	P. 36	Modify DP_AUX schematic	Cap already reserve in sub BD	
5	P. 20	Reserve +1.05VS to +0.95VGS	AMD's suggestion	
6	P. 33	Add D26 for ESD		
7	P. 42	Add RV198, RV199	AMD's suggestion	
8	P. 22-24	Add GPU Termination Resistance	AMD's suggestion	
				DVT TO PVT
1	P. 35	change U11.111 power rail to +3VLP	It only use +3VLP	
2	P. 33	un-pop R294, pop R295.	B series's LED need to follow E series	
3	P. 10	Add R247, R248	For BIOS Stap Pin	
4	P. 20	Add RV60, delete RV36	for GPU Sequence	
5	P. 20	Add RV61, delete RV240	for GPU Sequence	
6	P. 37	Change DP Switch IC solution	For HDMI audio issue	
7	P. 35	Add C197 for ESD		
8	P. 33	Add C198 for ESD		
9	P. 30	Add C199 for ESD		
				PVT TO PRE-MP
1	P. 33	Reserve R298, R299 for DC-in LED control	To avoid LED shimmer	
2	P. 38	Change DL1 and DL2 footprint for ESD		